what various 'BASE' means? - VxWorks

This is a discussion on what various 'BASE' means? - VxWorks ; i am working on a device driver for a plx9054 pci card to the os Tornado-2.0/VxWorks-5.4 on Intel IXP 1200 Evaluation System. when the kernel initiate the memLib ,pciIoMapLib..........after sysMmuAddMap(),i can still not write the memory but i can read ...

+ Reply to Thread
Results 1 to 2 of 2

Thread: what various 'BASE' means?

  1. what various 'BASE' means?

    i am working on a device driver for a plx9054 pci card to the os
    Tornado-2.0/VxWorks-5.4 on Intel IXP 1200 Evaluation System.
    when the kernel initiate the memLib ,pciIoMapLib..........after
    sysMmuAddMap(),i can still not write the memory but i can read it
    correctly.i think the problem would be that wrong address has been
    mapped. so i want to ask what are the following address mean and what
    is the relationship between these five base adddress?
    #define PCI_CSR_BASE 0x42000000 /* Local config / CSR space */
    #define PCI_CONFIG1_BASE 0x52000000 /* Config cycle 1 space */
    #define PCI_CONFIG0_BASE 0x53000000 /* Config cycle 0 space */
    #define PCI_IO_BASE 0x54000000 /* I/O cycle space */
    #define PCI_MEM_BASE 0x60000000 /* Mem cycle space */


  2. Re: what various 'BASE' means?

    On 4月13日, 下午8时14分, einzig...@gmail.com wrote:
    > i am working on a device driver for a plx9054 pci card to the os
    > Tornado-2.0/VxWorks-5.4 on Intel IXP 1200 Evaluation System.
    > when the kernel initiate the memLib ,pciIoMapLib..........after
    > sysMmuAddMap(),i can still not write the memory but i can read it
    > correctly.i think the problem would be that wrong address has been
    > mapped. so i want to ask what are the following address mean and what
    > is the relationship between these five base adddress?
    > #define PCI_CSR_BASE 0x42000000 /* Local config / CSR space */
    > #define PCI_CONFIG1_BASE 0x52000000 /* Config cycle 1 space */
    > #define PCI_CONFIG0_BASE 0x53000000 /* Config cycle 0 space */
    > #define PCI_IO_BASE 0x54000000 /* I/O cycle space */
    > #define PCI_MEM_BASE 0x60000000 /* Mem cycle space */


    and i forgot to say, these five base address are defined in the file
    ixp1200eb.h


+ Reply to Thread