[PATCH 0/4] V3 Hypervisor detection and tsc_reliable feature definition - Kernel
This is a discussion on [PATCH 0/4] V3 Hypervisor detection and tsc_reliable feature definition - Kernel ; Hi,
These patches define a framework for hypervisor detection and setting of
hypervisor feature bits. We define a X86_FEATURE_TSC_RELIABLE bit which
is a synthetic bit. This is set when running under VMware. This feature
bit is used to skip TSC ...
-
[PATCH 0/4] V3 Hypervisor detection and tsc_reliable feature definition
Hi,
These patches define a framework for hypervisor detection and setting of
hypervisor feature bits. We define a X86_FEATURE_TSC_RELIABLE bit which
is a synthetic bit. This is set when running under VMware. This feature
bit is used to skip TSC checks which can fail on virtualization platform
due to timing differences when running on virtual cpus.
Thanks,
Alok
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/
-
Re: [PATCH 0/4] V3 Hypervisor detection and tsc_reliable feature definition
* Alok Kataria wrote:
> Hi,
>
> These patches define a framework for hypervisor detection and
> setting of hypervisor feature bits. We define a
> X86_FEATURE_TSC_RELIABLE bit which is a synthetic bit. This is set
> when running under VMware. This feature bit is used to skip TSC
> checks which can fail on virtualization platform due to timing
> differences when running on virtual cpus.
okay, this looks a lot better structurally - the DMI angle and the
synthetic CPU flag, and the clocksource smarts are all a clean
approach. Peter, any objections?
Ingo
--
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at http://vger.kernel.org/majordomo-info.html
Please read the FAQ at http://www.tux.org/lkml/